


## COS/MOS 64-Bit Random Access Memory

High-Voltage Types (20-Volt Rating)

### Features:

- Input address latch
- 3-state outputs
- Low-power TTL compatible
- Equivalent to and pin-compatible with National 74C89
- Pin-compatible with 74S189
- Buffered inputs and outputs
- 100% tested for quiescent current at 20 V
- Standardized, symmetrical output characteristics
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13A, "Standard Specifications for description of "B" Series CMOS Devices"



\*ADDRESS INPUTS

### Terminal Assignment

The RCA-CD40114B is a 16-word x 4-bit random access memory (RAM) with four address inputs, four data inputs, a WRITE ENABLE (WE) input, a MEMORY ENABLE (ME) input, and four 3-state data outputs. The four address inputs are decoded internally to select one of the 16 possible word locations. The address information is latched on the negative edge of the ME input by an internal address register. The selected output assumes a high-impedance condition when the device is writing or disabled. The ME input and the 3-state outputs allow memory expansion.

### Applications:

- Main frame memories
- Scratch-pad memories
- Memory storage
- Games

| $\overline{ME}$ | $\overline{WE}$ | OPERATION        | CONDITION OF OUTPUTS        |
|-----------------|-----------------|------------------|-----------------------------|
| L               | L               | Write            | 3-STATE                     |
| L               | H               | Read             | Complement of Selected Word |
| H               | L               | Inhibit, Storage | 3-STATE                     |
| H               | H               | Inhibit, Storage | 3-STATE                     |




Fig. 1 — Functional Block Diagram

### Address Operation

The high-to-low transition of  $\overline{ME}$  enables the memory. Address inputs must be stable (either high or low) prior to and during this transition, but it is not necessary to hold them stable beyond it.

### Write Operation

When  $\overline{WE}$  and  $\overline{ME}$  are low, information present at the data inputs is written into the memory at the selected address.

### Read Operation

When  $\overline{ME}$  is low and  $\overline{WE}$  is high the complement of the memory contents at the selected address location are non-destructively read out at the four data outputs.

The CD40114B is supplied in 16-lead hermetic dual-in-line ceramic packages (D and F suffixes), 16-lead plastic packages (E suffix), and in chip form (H suffix).

## RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

| CHARACTERISTIC  | LIMITS |      | UNITS |
|---|--------|------|-------|
|   | MIN.   | MAX. |       |
| Supply-Voltage Range (For $T_A$ = Full Package Temperature Range) | 3      | 18   | V     |

## MAXIMUM RATINGS, Absolute-Maximum Values:

|   |   |
|---|---|
| DC SUPPLY-VOLTAGE RANGE, ( $V_{DD}$ )<br>(Voltages referenced to $V_{SS}$ Terminal) | -0.5 to +20 V   |
| INPUT VOLTAGE RANGE, ALL INPUTS   | -0.5 to $V_{DD} + 0.5$ V                                    |
| DC INPUT CURRENT, ANY ONE INPUT   | $\pm 10$ mA   |
| POWER DISSIPATION PER PACKAGE ( $P_D$ ):  |   |
| For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E)                             | 500 mW  |
| For $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E)                             | Derate Linearly at $12 \text{ mW}/^\circ\text{C}$ to 200 mW |
| For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPES D, F)                        | 500 mW  |
| For $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPES D, F)                       | Derate Linearly at $12 \text{ mW}/^\circ\text{C}$ to 200 mW |
| DEVICE DISSIPATION PER OUTPUT TRANSISTOR  |   |
| FOR $T_A$ = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)                      | 100 mW  |
| OPERATING-TEMPERATURE RANGE ( $T_A$ ):  |   |
| PACKAGE TYPES D, F, H   | $-55$ to $+125^\circ\text{C}$                               |
| PACKAGE TYPE E  | $-40$ to $+85^\circ\text{C}$                                |
| STORAGE TEMPERATURE RANGE ( $T_{stg}$ )   | $-65$ to $+150^\circ\text{C}$                               |
| LEAD TEMPERATURE (DURING SOLDERING):  |   |
| At distance $1/16 \pm 1/32$ inch ( $1.59 \pm 0.79$ mm) from case for 10 s max.      | $+265^\circ\text{C}$  |




Fig. 2 – Output low to high-impedance transition time test circuit and waveforms.




Fig. 3 – Output high to high-impedance transition time test circuit and waveforms.

# RCA CMOS LSI Products

## CD40114B




Fig. 4 – Read cycle waveforms.




Fig. 5 – Write cycle waveforms




Fig. 6 – Read-modify-write cycle waveforms.

## STATIC ELECTRICAL CHARACTERISTICS

| CHARACTER-<br>ISTIC   | CONDITIONS            |                        |                        | LIMITS AT INDICATED TEMPERATURES (°C)            |       |       |       |  |                   |      | UNITS |
|---|-----------------------|------------------------|------------------------|--|-------|-------|-------|--|-------------------|------|-------|
|   |                       |                        |                        | Values at -55, +25, +125 Apply to D,F,H Packages |       |       |       | Values at -40, +25, +85 Apply to E Package |                   |      |       |
|   | V <sub>O</sub><br>(V) | V <sub>IN</sub><br>(V) | V <sub>DD</sub><br>(V) | /  |       |       |       | +25  |                   |      |       |
| -55   |                       |                        |                        | -40  | +85   | +125  | Min.  | Typ.                                       | Max.              |      |       |
| Quiescent Device<br>Current,<br>I <sub>DD</sub> Max.        | -                     | 0,5                    | 5                      | 5  | 5     | 150   | 150   | -  | 0.04              | 5    | μA    |
|   | -                     | 0,10                   | 10                     | 10   | 10    | 300   | 300   | -  | 0.04              | 10   |       |
|   | -                     | 0,15                   | 15                     | 20   | 20    | 600   | 600   | -  | 0.04              | 20   |       |
|   | -                     | 0,20                   | 20                     | 100  | 100   | 3000  | 3000  | -  | 0.08              | 100  |       |
| Output Low<br>(Sink) Current<br>I <sub>OL</sub> Min.        | 0.4                   | 0,5                    | 5                      | 0.64   | 0.61  | 0.42  | 0.36  | 0.51                                       | 1                 | -    | mA    |
|   | 0.5                   | 0,10                   | 10                     | 1.6  | 1.5   | 1.1   | 0.9   | 1.3  | 2.6               | -    |       |
|   | 1.5                   | 0,15                   | 15                     | 4.2  | 4     | 2.8   | 2.4   | 3.4  | 6.8               | -    |       |
| Output High<br>(Source)<br>Current,<br>I <sub>OH</sub> Min. | -4.6                  | 0,5                    | 5                      | -0.64  | -0.61 | -0.42 | -0.36 | -0.51                                      | -1                | -    | mA    |
|   | 2.5                   | 0,5                    | 5                      | -2   | -1.8  | -1.3  | -1.15 | -1.6                                       | -3.2              | -    |       |
|   | 9.5                   | 0,10                   | 10                     | -1.6   | -1.5  | -1.1  | -0.9  | -1.3                                       | -2.6              | -    |       |
|   | 13.5                  | 0,15                   | 15                     | -4.2   | -4    | -2.8  | -2.4  | -3.4                                       | -6.8              | -    |       |
| Output Voltage:<br>Low-Level,<br>V <sub>OL</sub> Max.       | -                     | 0,5                    | 5                      | 0.05   |       |       |       | -  | 0                 | 0.05 | V     |
|   | -                     | 0,10                   | 10                     | 0.05   |       |       |       | -  | 0                 | 0.05 |       |
|   | -                     | 0,15                   | 15                     | 0.05   |       |       |       | -  | 0                 | 0.05 |       |
| Output Voltage:<br>High-Level,<br>V <sub>OH</sub> Min.      | -                     | 0,5                    | 5                      | 4.95   |       |       |       | 4.95                                       | 5                 | -    | V     |
|   | -                     | 0,10                   | 10                     | 9.95   |       |       |       | 9.95                                       | 10                | -    |       |
|   | -                     | 0,15                   | 15                     | 14.95  |       |       |       | 14.95                                      | 15                | -    |       |
| Input Low<br>Voltage,<br>V <sub>IL</sub> Max.               | 0.5, 4.5              | -                      | 5                      | 1.5  |       |       |       | -  | -                 | 1.5  | V     |
|   | 1, 9                  | -                      | 10                     | 3  |       |       |       | -  | -                 | 3    |       |
|   | 1.5, 13.5             | -                      | 15                     | 4  |       |       |       | -  | -                 | 4    |       |
| Input High<br>Voltage,<br>V <sub>IH</sub> Min.              | 0.5, 4.5              | -                      | 5                      | 3.5  |       |       |       | 3.5  | -                 | -    | V     |
|   | 1, 9                  | -                      | 10                     | 7  |       |       |       | 7  | -                 | -    |       |
|   | 1.5, 13.5             | -                      | 15                     | 11   |       |       |       | 11   | -                 | -    |       |
| Input Current<br>I <sub>IN</sub> Max.                       | -                     | 0,18                   | 18                     | ±0.1   | ±0.1  | ±1    | ±1    | -  | ±10 <sup>-5</sup> | ±0.1 | μA    |
| 3-State Output<br>Leakage Current<br>I <sub>OUT</sub> Max.  | 0,18                  | 0,18                   | 18                     | ±0.4   | ±0.4  | ±12   | ±12   | -  | ±10 <sup>-4</sup> | ±0.4 | μA    |

## RCA CMOS LSI Products

## CD40114B

ELECTRICAL CHARACTERISTICS at  $T_A = 25^\circ\text{C}$ ,  $C_L = 50 \text{ pF}$ ,  $R_L = 200 \text{ k}\Omega$ ,  $t_r, t_f = 20 \text{ ns}$ 

Unless Otherwise Specified

| CHARACTERISTIC   | TEST CONDITIONS                                    | $V_{DD}$<br>(V) | LIMITS |          | UNITS |
|--|--|-----------------|--------|----------|-------|
|  |  |                 | Typ.   | Max.     |       |
| Access Time From Address Change, $t_{AA}$  |  | 5               | 325    | 650      | ns    |
|  |  | 10              | 140    | 280      |       |
|  |  | 15              | 120    | 240      |       |
| Min. Address Setup Time, $t_{AS}$  |  | 5               | 75     | 150      | ns    |
|  |  | 10              | 30     | 60       |       |
|  |  | 15              | 25     | 50       |       |
| Min. Address Hold Time, $t_{AH}$   |  | 5               | 30     | 60       | ns    |
|  |  | 10              | 20     | 40       |       |
|  |  | 15              | 15     | 30       |       |
| Min. Memory Enable Pulse Width, $t_{ME}$ , $\overline{t_{ME}}$                                   |  | 5               | 200    | 400      | ns    |
|  |  | 10              | 75     | 150      |       |
|  |  | 15              | 60     | 120      |       |
| Min. Write Enable Setup Time For a Read, $t_{SR}$  |  | 5               | —      | 0        | ns    |
|  |  | 10              | —      | 0        |       |
|  |  | 15              | —      | 0        |       |
| Min. Write Enable Setup Time for a Write, $t_{WS}$   |  | 5               | —      | $t_{ME}$ | ns    |
|  |  | 10              | —      | $t_{ME}$ |       |
|  |  | 15              | —      | $t_{ME}$ |       |
| Min. Write Enable Pulse Width, $\overline{t_{WE}}$   |  | 5               | 150    | 300      | ns    |
|  |  | 10              | 50     | 100      |       |
|  |  | 15              | 40     | 80       |       |
| Min. Data Input Hold Time, $t_H$   |  | 5               | 25     | 50       | ns    |
|  |  | 10              | 12     | 25       |       |
|  |  | 15              | 10     | 20       |       |
| Min. Data Input Setup Time, $t_S$  |  | 5               | 25     | 50       | ns    |
|  |  | 10              | 12     | 25       |       |
|  |  | 15              | 10     | 20       |       |
| Propagation Delay Time from Output-high or Output-low to High-Impedance State from Memory Enable | $R_L = 10 \text{ k}\Omega$<br>$C_L = 5 \text{ pF}$ | 5               | 150    | 300      | ns    |
|  |  | 10              | 60     | 120      |       |
|  |  | 15              | 50     | 100      |       |
| Propagation Delay Time from Output-high or Output-low to High-Impedance State from Write Enable  | $R_L = 10 \text{ k}\Omega$<br>$C_L = 5 \text{ pF}$ | 5               | 150    | 300      | ns    |
|  |  | 10              | 60     | 120      |       |
|  |  | 15              | 50     | 100      |       |
| Propagation Delay Time From Memory Enable, $t_{pd}$  |  | 5               | 250    | 500      | ns    |
|  |  | 10              | 100    | 200      |       |
|  |  | 15              | 80     | 160      |       |
| Input Capacitance, $C_{IN}$  | Any Input  |                 | 5      | 7.5      | pF    |
| Output Capacitance, $C_{OUT}$  | Any Output   |                 | 6.5    | 13       | pF    |