

PIC16F87X

EEPROM Memory Programming Specification

This document includes the programming specifications for the following devices:

- PIC16F870
- PIC16F874
- PIC16F871
- PIC16F876
- PIC16F872
- PIC16F877
- PIC16F873

1.0 PROGRAMMING THE PIC16F87X

The PIC16F87X is programmed using a serial method. The serial mode will allow the PIC16F87X to be programmed while in the user's system. This allows for increased design flexibility. This programming specification applies to PIC16F87X devices in all packages.


1.1 <u>Programming Algorithm</u> Requirements

The programming algorithm used depends on the operating voltage (VDD) of the PIC16F87X device. Algorithm 1 is designed for a VDD range of $2.2 \text{V} \leq \text{VDD} < 5.5 \text{V}$. Algorithm 2 is for a range of $4.5 \text{V} \leq \text{VDD} \leq 5.5 \text{V}$. Either algorithm can be used with the two available programming entry methods. The first method follows the normal Microchip programming mode entry of applying a VPP voltage of $13 \text{V} \pm .5 \text{V}$. The second method, called Low Voltage ICSPTM or LVP for short, applies VDD to $\overline{\text{MCLR}}$ and uses the I/O pin RB3 to enter programming mode. When RB3 is driven to VDD from ground, the PIC16F87X device enters programming mode.

1.2 <u>Programming Mode</u>

The programming mode for the PIC16F87X allows programming of user program memory, data memory, special locations used for ID, and the configuration word.

Pin Diagram



In-circuit Serial Programming (ICSP) is a trademark of Microchip Technology Inc.

PIN DESCRIPTIONS (DURING PROGRAMMING): PIC16F87X

| Pin Name | During Programming | | | | | | | |
|----------|--------------------|-----|--|--|--|--|--|--|
| Pin Name | Function Pin Type | | Pin Description | | | | | |
| RB3 | PGM | I | Low voltage ICSP programming input if LVP configuration bit equals 1 | | | | | |
| RB6 | CLOCK | I | Clock input | | | | | |
| RB7 | DATA | I/O | Data input/output | | | | | |
| MCLR | VTEST MODE | P* | Program Mode Select | | | | | |
| VDD | Vdd | Р | Power Supply | | | | | |
| Vss | Vss | Р | Ground | | | | | |

Legend: I = Input, O = Output, P = Power

^{*}In the PIC16F87X, the programming <u>high voltage</u> is internally generated. To activate the <u>programming mode</u>, high voltage needs to be applied to \overline{MCLR} input. Since the \overline{MCLR} is used for a level source, this means that \overline{MCLR} does not draw any significant current.

2.0 PROGRAM MODE ENTRY

2.1 <u>User Program Memory Map</u>

The user memory space extends from 0x0000 to 0x1FFF (8K). In programming mode, the program memory space extends from 0x0000 to 0x3FFF, with the first half (0x0000-0x1FFF) being user program memory and the second half (0x2000-0x3FFF) being configuration memory. The PC will increment from 0x0000 to 0x1FFF and wrap to 0x0000, 0x2000 to 0x3FFF and wrap around to 0x2000 (not to 0x0000). Once in configuration memory, the highest bit of the PC stays a '1', thus always pointing to the configuration memory. The only way to point to user program memory is to reset the part and reenter program/verify mode as described in Section 2.4.

In the configuration memory space, 0x2000-0x200F are physically implemented. However, only locations 0x2000 through 0x2007 are available. Other locations are reserved. Locations beyond 0x200F will physically access user memory (See Figure 2-1).

2.2 <u>Data EEPROM Memory</u>

The EEPROM data memory space is a separate block of high endurance memory that the user accesses using a special sequence of instructions. The amount of data EEPROM memory depends on the device and is shown below in number of bytes.

| Device | # of Bytes |
|-----------|------------|
| PIC16F870 | 64 |
| PIC16F871 | 64 |
| PIC16F872 | 64 |
| PIC16F873 | 128 |
| PIC16F874 | 128 |
| PIC16F876 | 256 |
| PIC16F877 | 256 |

The contents of data EEPROM memory have the capability to be embedded into the hex file.

The programmer should be able to read data EEPROM information from a hex file and conversely (as an option), write data EEPROM contents to a hex file along with program memory information and configuration bit information.

The 256 data memory locations are logically mapped starting at address 0x2100. The format for data memory storage is one data byte per address location, LSB aligned.


2.3 ID Locations

A user may store identification information (ID) in four ID locations. The ID locations are mapped in [0x2000: 0x2003]. It is recommended that the user use only the four least significant bits of each ID location. In some devices, the ID locations read-out in an unscrambled fashion after code protection is enabled. For these devices, it is recommended that ID location is written as "11 1111 1000 bbbb" where 'bbbb' is ID information.

In other devices, the ID locations read out normally, even after code protection. To understand how the devices behave, refer to Table 5-1.

To understand the scrambling mechanism after code protection, refer to Section 4.0.

FIGURE 2-1: PROGRAM MEMORY MAPPING



2.4 Program/Verify Mode

The program/verify mode is entered by holding pins RB6 and RB7 low while raising MCLR pin from VIL to VIHH (high voltage). In this mode, the state of the RB3 pin does not effect programming. Low voltage ICSP programming mode is entered by raising RB3 from VIL to VDD and then applying VDD to MCLR. Once in this mode, the user program memory and the configuration memory can be accessed and programmed in serial fashion. The mode of operation is serial, and the memory that is accessed is the user program memory. RB6 and RB7 are Schmitt Trigger Inputs in this mode.

Note: The OSC must not have 72 osc clocks while the device MCLR is between VIL and VIHH.

The sequence that enters the device into the program-ming/verify mode places all other logic into the RESET state (the MCLR pin was initially at VIL). This means that all I/O are in the RESET state (high impedance inputs).

The normal sequence for programming is to use the load data command to set a value to be written at the selected address. Issue the begin programming command followed by read data command to verify, and then increment the address.

A device RESET will clear the PC and set the address to 0. The "increment address" command will increment the PC. The "load configuration" command will set the PC to 0x2000. The available commands are shown in Table 2-1.

2.4.1 LOW VOLTAGE ICSP PROGRAMMING MODE

Low voltage ICSP programming mode allows a PIC16F87X device to be programmed using VDD only. However, when this mode is enabled by a configuration bit (LVP), the PIC16F87X device dedicates RB3 to control entry/exit into programming mode.

When LVP bit is set to '1', the low voltage ICSP programming entry is enabled. Since the LVP configuration bit allows low voltage ICSP programming entry in its erased state, an erased device will have the LVP bit enabled at the factory. While LVP is '1', RB3 is dedicated to low voltage ICSP programming. Bring RB3 to VDD and then $\overline{\text{MCLR}}$ to VDD to enter programming mode. All other specifications for high voltage ICSPTM apply.

To disable low voltage ICSP mode, the LVP bit must be programmed to '0'. This must be done while entered with high voltage entry mode (LVP bit = 1). RB3 is now a general purpose I/O pin.

2.4.2 SERIAL PROGRAM/VERIFY OPERATION

The RB6 pin is used as a clock input pin, and the RB7 pin is used for entering command bits and data input/ output during serial operation. To input a command, the clock pin (RB6) is cycled six times. Each command bit is latched on the falling edge of the clock with the least significant bit (LSb) of the command being input first. The data on pin RB7 is required to have a minimum setup and hold time (see AC/DC specifications), with respect to the falling edge of the clock. Commands that have data associated with them (read and load) are specified to have a minimum delay of 1 µs between the command and the data. After this delay, the clock pin is cycled 16 times with the first cycle being a Start bit and the last cycle being a Stop bit. Data is also input and output LSb first.

Therefore, during a read operation the LSb will be transmitted onto pin RB7 on the rising edge of the second cycle, and during a load operation the LSb will be latched on the falling edge of the second cycle. A minimum 1µs delay is also specified between consecutive commands.

All commands are transmitted LSb first. Data words are also transmitted LSb first. The data is transmitted on the rising edge and latched on the falling edge of the clock. To allow for decoding of commands and reversal of data pin configuration, a time separation of at least 1 μ s is required between a command and a data word (or another command).

The commands that are available are:

2.4.2.1 LOAD CONFIGURATION

After receiving this command, the program counter (PC) will be set to 0x2000. By then applying 16 cycles to the clock pin, the chip will load 14-bits in a "data word," as described above, to be programmed into the configuration memory. A description of the memory mapping schemes of the program memory for normal operation and configuration mode operation is shown in Figure 2-1. After the configuration memory is entered, the only way to get back to the user program memory is to exit the program/verify test mode by taking MCLR low (VIL).

2.4.2.2 LOAD DATA FOR PROGRAM MEMORY

After receiving this command, the chip will load in a 14-bit "data word" when 16 cycles are applied, as described previously. A timing diagram for the load data command is shown in Figure 6-1.

2.4.2.3 LOAD DATA FOR DATA MEMORY

After receiving this command, the chip will load in a 14-bit "data word" when 16 cycles are applied. However, the data memory is only 8-bits wide, and thus only the first 8-bits of data after the Start bit will be programmed into the data memory. It is still necessary to cycle the clock the full 16 cycles in order to allow the internal circuitry to reset properly. The data memory contains up to 256 bytes. If the device is code protected, the data is read as all zeros.

2.4.2.4 READ DATA FROM PROGRAM MEMORY

After receiving this command, the chip will transmit data bits out of the program memory (user or configuration) currently accessed, starting with the second rising edge of the clock input. The RB7 pin will go into output mode on the second rising clock edge, and it will revert back to input mode (hi-impedance) after the 16th rising edge. A timing diagram of this command is shown in Figure 6-2.

2.4.2.5 READ DATA FROM DATA MEMORY

After receiving this command, the chip will transmit data bits out of the data memory starting with the second rising edge of the clock input. The RB7 pin will go into output mode on the second rising edge, and it will revert back to input mode (hi-impedance) after the 16th rising edge. As previously stated, the data memory is 8-bits wide, and therefore, only the first 8-bits that are output are actual data.

2.4.2.6 INCREMENT ADDRESS

The PC is incremented when this command is received. A timing diagram of this command is shown in Figure 6-3.

2.4.2.7 BEGIN ERASE/PROGRAM CYCLE

A load command must be given before every begin programming command. Programming of the appropriate memory (test program memory, user program memory or data memory) will begin after this command is received and decoded. An internal timing mechanism executes an erase before write. The user must allow for both erase and programming cycle times for programming to complete. No "end programming" command is required.

2.4.2.8 BEGIN PROGRAMMING

Note: The Begin Program operation must take place at 4.5 to 5.5 VDD range.

A load command must be given before every begin programming command. Programming of the appropriate memory (test program memory, user program memory or data memory) will begin after this command is received and decoded. An internal timing mechanism executes a write. The user must allow for program cycle time for programming to complete. No "end programming" command is required.

This command is similar to the ERASE/PROGRAM CYCLE command, except that a word erase is not done. It is recommended that a bulk erase be performed before starting a series of programming only cycles.

TABLE 2-1: COMMAND MAPPING FOR PIC16F87X

| Command | Mapping (MSB LSB) | | | | | | Data | Voltage Range |
|-------------------------------|-------------------|---|---|---|---|---|-----------------|------------------|
| Load Configuration | Х | Х | 0 | 0 | 0 | 0 | 0, data (14), 0 | 2.2V - 5.5V |
| Load Data for Program Memory | X | X | 0 | 0 | 1 | 0 | 0, data (14), 0 | 2.2V - 5.5V |
| Read Data from Program Memory | X | X | 0 | 1 | 0 | 0 | 0, data (14), 0 | 2.2V - 5.5V |
| Increment Address | X | X | 0 | 1 | 1 | 0 | | 2.2V - 5.5V |
| Begin Erase Programming Cycle | 0 | 0 | 1 | 0 | 0 | 0 | | 2.2V - 5.5V |
| Begin Programming Only Cycle | 0 | 1 | 1 | 0 | 0 | 0 | | 4.5V - 5.5V |
| Load Data for Data Memory | X | X | 0 | 0 | 1 | 1 | 0, data (14), 0 | 2.2V - 5.5V |
| Read Data from Data Memory | X | X | 0 | 1 | 0 | 1 | 0, data (14), 0 | 2.2V - 5.5V |
| Bulk Erase Setup1 | 0 | 0 | 0 | 0 | 0 | 1 | | 4.5V - 5.5V |
| Bulk Erase Setup2 | 0 | 0 | 0 | 1 | 1 | 1 | | 4.5V - 5.5V |

2.5 Erasing Program and Data Memory

Depending on the state of the code protection bits, program and data memory will be erased using different procedures. The first set of procedures is used when both program and data memories are not code protected. The second set of procedures must be used when either memory is code protected. A device programmer should determine the state of the code protection bits and then apply the proper procedure to erase the desired memory.

2.5.1 ERASING NON-CODE PROTECTED PROGRAM AND DATA MEMORY

When both program and data memories are not code protected, they must be individually erased using the following procedures. The only way that both memories are erased using a single procedure is if code protection is enabled for one of the memories. These procedures do not erase the configuration word or ID locations.

Procedure to bulk erase program memory:

- Execute a Load Data for Program Memory command (000010) with a '1' in all locations (0x3FFF)
- 2. Execute a Bulk Erase Setup1 command (000001)
- 3. Execute a Bulk Erase Setup2 command (000111)
- 4. Execute a Begin Erase/Programming command (001000)
- 5. Wait 8ms
- 6. Execute a Bulk Erase Setup1 command (000001)
- 7. Execute a Bulk Erase Setup2 command (000111)

Procedure to bulk erase data memory:

- Execute a Load Data for Data Memory command (000011) with a '1' in all locations (0x3FFF)
- 2. Execute a Bulk Erase Setup1 command (000001)
- 3. Execute a Bulk Erase Setup2 command (000111)
- 4. Execute a Begin Erase/Programming command (001000)
- 5. Wait 8ms
- 6. Execute a Bulk Erase Setup1 command (000001)
- 7. Execute a Bulk Erase Setup2 command (000111)

2.5.2 ERASING CODE PROTECTED MEMORY

For the PIC16F87X devices, once code protection is enabled, all protected program and data memory locations read all '0's and further programming is disabled. The ID locations and configuration word read out unscrambled and can be reprogrammed normally. The only procedure to erase a PIC16F87X device that is code protected is shown in the following procedure. This method erases program memory, data memory, configuration bits and ID locations. Since all data within the program and data memory will be erased when this procedure is executed, the security of the data or code is not compromised.

- 1. Execute a Load Configuration command (000000) with a '1' in all locations (0x3FFF)
- 2. Execute Increment Address command (000110) to set address to configuration word location (0x2007)
- 3. Execute a Bulk Erase Setup1 command (000001)
- 4. Execute a Bulk Erase Setup2 command (000111)
- 5. Execute a Begin Erase/Programming command (001000)
- 6. Wait 8ms
- 7. Execute a Bulk Erase Setup1 command (000001)
- 8. Execute a Bulk Erase Setup2 command (000111)







FIGURE 2-2: PROGRAM FLOW CHART - PIC16F87X PROGRAM MEMORY (2.2V \leq VDD < 5.5V)







3.0 CONFIGURATION WORD

The PIC16F87X has several configuration bits. These bits can be set (reads '0'), or left unchanged (reads '1'), to select various device configurations.

3.1 <u>Device ID Word</u>

The device ID word for the PIC16F87X is located at 2006h.

TABLE 3-1: DEVICE ID VALUE

| Device | Device ID Value | | | | | | | |
|-----------|-----------------|--------|--|--|--|--|--|--|
| Device | Dev | Rev | | | | | | |
| PIC16F870 | 00 1101 000 | x xxxx | | | | | | |
| PIC16F871 | 00 1101 001 | x xxxx | | | | | | |
| PIC16F872 | 00 1000 111 | x xxxx | | | | | | |
| PIC16F873 | 00 1001 011 | x xxxx | | | | | | |
| PIC16F874 | 00 1001 001 | x xxxx | | | | | | |
| PIC16F876 | 00 1001 111 | x xxxx | | | | | | |
| PIC16F877 | 00 1001 101 | x xxxx | | | | | | |

FIGURE 3-1: CONFIGURATION WORD FOR PIC16F873/874/876/877

| | | | | | | | | • | | | | | | |
|-----------|--------------|-----------|----------|----------|---------------------|------------|----------|----------|---------|-----------|-----------|-----------|----------------|---------|
| CP1 C | P0 RESV | - | WRT | CPD | LVP | BODEN | CP1 | CP0 | PWRT | E WDTE | F0SC1 | F0SC0 | Register: | CONFIG |
| bit13 | | | | | | | | | | | | bit0 | Address | 2007h |
| bit 13-12 | : | | | | | | | | | | | | | |
| bit 11: | Reserved: | | | | | | | | | | | | | |
| bit 5-4: | CP1:CP0: | FLASH | Progra | am Mer | nory C | ode Prote | ection I | bits (2) | | | | | | |
| | 4K Devices | | | | | | | | | | | | | |
| | | ode pro | | | | | | | | | | | | |
| | | F00h to | | | • | | | | | | | | | |
| | | 800h to | | | | | | | | | | | | |
| | 8K Devices | 000h to | UFFFI | n code | protect | .ea | | | | | | | | |
| | | ode pro | ntaction | off. | | | | | | | | | | |
| | | F00h to | | | nrotec | ted | | | | | | | | |
| | | 000h to | | | • | | | | | | | | | |
| | | 000h to | | | • | | | | | | | | | |
| bit 11: | Reserved | | | | • | | | | | | | | | |
| bit 10: | Unimplem | ented: | Read a | as '1' | | | | | | | | | | |
| bit 9: | WRT: FLA | , | - | | | | | | | | | | | |
| | 1 = Unprot | | • | | | • | | • | | | | | | |
| | 0 = Unprot | | • | | | • | vritten | to by E | ECON | control | | | | |
| bit 8: | CPD: Data | | • | Code P | rotectio | n | | | | | | | | |
| | 1 = Code p | | | da neat | ata d | | | | | | | | | |
| | 0 = Data E | | • | • | | | | | | | | | | |
| bit 7: | LVP: Low ' | | | | | | | | | | | | | |
| | 1 = RB3/P | | | | | | | | | bled | | | | |
| | 0 = RB3 is | Ū | | | | | ed for p | orogran | nming | | | | | |
| bit 6: | BODEN: B | | ut Res | et Enab | le bit (| 1) | | | | | | | | |
| | 1 = BOR e | | | | | | | | | | | | | |
| | 0 = BOR d | lisabled | | | | | | | | | | | | |
| bit 3: | PWRTE: P | ower-u | p Time | r Enabl | e bit ⁽¹ |) | | | | | | | | |
| | 1 = PWRT | disable | ed | | | | | | | | | | | |
| | 0 = PWRT | enable | d | | | | | | | | | | | |
| bit 2: | WDTE: Wa | atchdog | Timer | Enable | bit | | | | | | | | | |
| | 1 = WDT e | enabled | | | | | | | | | | | | |
| | 0 = WDT d | lisabled | | | | | | | | | | | | |
| bit 1-0: | FOSC1:FO | SCO: (| Oscillat | or Sele | ction b | its | | | | | | | | |
| | 11 = RC o | scillator | | | | | | | | | | | | |
| | 10 = HS o | scillator | | | | | | | | | | | | |
| | 01 = XT os | | | | | | | | | | | | | |
| | 00 = LP os | scillator | | | | | | | | | | | | |
| Note 1: | Enabling B | rown-o | ut Res | et autor | natical | ılv enable | e Pow | or-un T | imar /E | Ο(M/RT) r | anardless | s of the | value of hit | DWRTE |
| 14016 1. | Ensure the | | | | | - | | | | | - | o or tine | value of bil i | VVIXIL. |
| 2: | All of the C | | • | | | • | | | | | | ion sche | eme listed. | |
| | | | | | | | | | | | | | | |

FIGURE 3-2: CONFIGURATION WORD FOR PIC16F870/871/872

| CP1 | CP0 RESV - | WRT | CPD | LVP | BODEN | CP1 | CP0 | PWRTE | WDTE | F0SC1 F0S | C0 | Register: | CONFIG |
|----------|--------------------------------|-------------|----------|----------|-----------|----------|----------|-----------|----------|--------------|---------|----------------|--------|
| bit13 | | | | | | | | | | b | oit0 | Address | 2007h |
| bit 13-1 | 2: | | | | | | | | | | | | |
| bit 5-4: | | SH Progra | m Mem | ory C | ode Prote | ection | bits (2) | | | | | | |
| | 11 = Code p | | | • | | | | | | | | | |
| | 10 = not sup | ported | | | | | | | | | | | |
| | 01 = not sup | • | | | | | | | | | | | |
| | 00 = 0000h | | | | | | | | | | | | |
| bit 11: | Reserved: Set | | | perati | on | | | | | | | | |
| bit 10: | Unimplemente | | | A/-: F | | | | | | | | | |
| bit 9: | WRT: FLASH F 1 = Unprotecte | • | • | | | on to b | ., EEC | ON contr | ol. | | | | |
| | 0 = Unprotecte | | | | | | | | | | | | |
| bit 8: | CPD: Data EE | | | | | viilleii | io by L | LCONG | ontioi | | | | |
| 2 0. | 1 = Code prote | • | | | | | | | | | | | |
| | 0 = Data EE m | emory code | e prote | cted | | | | | | | | | |
| bit 7: | LVP: Low Volta | ae ICSP P | rogram | mina | Enable b | it | | | | | | | |
| ~ | 1 = RB3/PGM | | | | | | rammi | ng enable | ed | | | | |
| | 0 = RB3 is digit | | | | | | | | | | | | |
| bit 6: | BODEN: Brown | n-out Rese | t Enabl | e bit (1 | I) | | | | | | | | |
| | 1 = BOR enabl | | | | | | | | | | | | |
| | 0 = BOR disab | led | | | | | | | | | | | |
| bit 3: | PWRTE: Powe | r-up Timer | Enable | bit (1) |) | | | | | | | | |
| | 1 = PWRT disa | | | | | | | | | | | | |
| | 0 = PWRT ena | bled | | | | | | | | | | | |
| bit 2: | WDTE: Watcho | loa Timer E | Enable l | bit | | | | | | | | | |
| | 1 = WDT enab | Ū | | | | | | | | | | | |
| | 0 = WDT disab | led | | | | | | | | | | | |
| bit 1-0: | FOSC1:FOSC | : Oscillato | r Selec | tion bi | ts | | | | | | | | |
| | 11 = RC oscilla | itor | | | | | | | | | | | |
| | 10 = HS oscilla | | | | | | | | | | | | |
| | 01 = XT oscilla | | | | | | | | | | | | |
| | 00 = LP oscilla | tor | | | | | | | | | | | |
| Note 1 | : Enabling Browi | n-out Rese | t autom | naticall | v enable | s Pow | er-un T | imer (P\/ | /RT) re/ | nardless of | f the v | value of hit F | PWRTF |
| 11010 1 | Ensure the Pov | | | | • | | | , | , , | ga. 0.000 01 | | alac of bit i | |
| 2 | : All of the CP1:0 | | | | • | | | | | protection | sche | me listed. | |
| | | • | | J | | | | | | • | | | |

4.0 EMBEDDING CONFIGURATION WORD AND ID INFORMATION IN THE HEX FILE

To allow portability of code, the programmer is required to read the configuration word and ID locations from the hex file when loading the hex file. If configuration word information was not present in the hex file, then a simple warning message may be issued. Similarly, while saving a hex file, configuration word and ID information must be included. An option to not include this information may be provided.

Specifically for the PIC16F87X, the EEPROM data memory should also be embedded in the hex file (see Section 2.2).

Microchip Technology Inc. feels strongly that this feature is important for the benefit of the end customer.

5.0 CHECKSUM COMPUTATION

Checksum is calculated by reading the contents of the PIC16F87X memory locations and adding up the opcodes up to the maximum user addressable location, e.g., 0x1FF for the PIC16F87X. Any carry bits exceeding 16-bits are neglected. Finally, the configuration word (appropriately masked) is added to the checksum. Checksum computation for each member of the PIC16F87X devices is shown in Table 5-1.

The checksum is calculated by summing the following:

- The contents of all program memory locations
- · The configuration word, appropriately masked
- Masked ID locations (when applicable)

The least significant 16 bits of this sum is the checksum.

The following table describes how to calculate the checksum for each device. Note that the checksum calculation differs depending on the code protect setting. Since the program memory locations read out differently depending on the code protect setting, the table describes how to manipulate the actual program memory values to simulate the values that would be read from a protected device. When calculating a checksum by reading a device, the entire program memory can simply be read and summed. The configuration word and ID locations can always be read.

Note that some older devices have an additional value added in the checksum. This is to maintain compatibility with older device programmer checksums.

TABLE 5-1: CHECKSUM COMPUTATION

| Device | Code Protect | Checksum* | Blank Value | 0x25E6 at 0 and max address |
|-----------|-----------------|---|----------------|-----------------------------------|
| PIC16F870 | OFF | SUM[0x0000:0x07FFF] + CFGW & 0x3BFF | 0x33FF | 0xFFCD |
| | ALL | CFGW & 0x3BFF + SUM_ID | 0x3FCE | 0x0B9C |
| PIC16F871 | OFF | SUM[0x0000:0x07FFF] + CFGW & 0x3BFF | 0x33FF | 0xFFCD |
| | ALL | CFGW & 0x3BFF + SUM_ID | 0x3FCE | 0x0B9C |
| PIC16F872 | OFF | SUM[0x0000:0x07FFF] + CFGW & 0x3BFF | 0x33FF | 0xFFCD |
| | ALL | CFGW & 0x3BFF + SUM_ID | 0x3FCE | 0x0B9C |
| PIC16F873 | OFF | SUM[0x0000:0x0FFF] + CFGW & 0x3BFF | 0x2BFF | 0xF7CD |
| | 0x0F00 : 0xFFF | SUM[0x0000:0x0EFF] + CFGW & 0x3BFF +SUM_ID | 0x48EE | 0xFAA3 |
| | 0x0800 : 0xFFF | SUM[0x0000:0x07FF] + CFGW & 0x3BFF + SUM_ID | 0x3FDE | 0xF193 |
| | ALL | CFGW & 0x3BFF + SUM_ID | 0x37CE | 0x039C |
| PIC16F874 | OFF | SUM[0x0000:0x0FFF] + CFGW & 0x3BFF | 0x2BFF | 0xF7CD |
| | 0x0F00 : 0xFFF | SUM[0x0000:0x0EFF] + CFGW & 0x3BFF +SUM_ID | 0x48EE | 0xFAA3 |
| | 0x0800 : 0xFFF | SUM[0x0000:0x07FF] + CFGW & 0x3BFF + SUM_ID | 0x3FDE | 0xF193 |
| | ALL | CFGW & 0x3BFF + SUM_ID | 0x37CE | 0x039C |
| PIC16F876 | OFF | SUM[0x0000:0x1FFF] + CFGW & 0x3BFF | 0x1BFF | 0xE7CD |
| | 0x1F00 : 0x1FFF | SUM[0x0000:0x1EFF] + CFGW & 0x3BFF +SUM_ID | 0x28EE | 0xDAA3 |
| | 0x1000 : 0x1FFF | SUM[0x0000:0x0FFF] + CFGW & 0x3BFF + SUM_ID | 0x27DE | 0xD993 |
| | ALL | CFGW & 0x3BFF + SUM_ID | 0x27CE | 0xF39C |
| PIC16F877 | OFF | SUM[0x0000:0x1FFF] + CFGW & 0x3BFF | 0x1BFF | 0xE7CD |
| | 0x1F00 : 0x1FFF | SUM[0x0000:0x1EFF] + CFGW & 0x3BFF +SUM_ID | 0x28EE | 0xDAA3 |
| | 0x1000 : 0x1FFF | SUM[0x0000:0x0FFF] + CFGW & 0x3BFF + SUM_ID | 0x27DE | 0xD993 |
| | ALL | CFGW & 0x3BFF + SUM_ID | 0x27CE | 0xF39C |

Legend: CFGW = Configuration Word

SUM[a:b] = [Sum of locations a to b inclusive]

SUM_ID = ID locations masked by 0xF then made into a 16-bit value with ID0 as the most significant nibble. For example, ID0 = 0x1, ID1 = 0x2, ID3 = 0x3, ID4 = 0x4, then SUM_ID = 0x1234

^{*}Checksum = [Sum of all the individual expressions] **MODULO** [0xFFFF]

^{+ =} Addition

[&]amp; = Bitwise AND

6.0 PROGRAM/VERIFY MODE ELECTRICAL CHARACTERISTICS

TABLE 6-1: AC/DC CHARACTERISTICS

TIMING REQUIREMENTS FOR PROGRAM/VERIFY MODE

Standard Operating Conditions (unless otherwise stated)

Operating Temperature: $0^{\circ}C \le TA \le +70^{\circ}C$ Operating Voltage: $2.2V \le VDD \le 5.5V$

| Characteristics | Sym | Min | Тур | Max | Units | Conditions/Comments |
|--|-------|-----------|-----|------|-------|--|
| General | | | | | | |
| VDD level for Algorithm 1 | VDD | 2.2 | | 5.5 | V | Limited command set (See Table 2-1) |
| VDD level for Algorithm 2 | VDD | 4.5 | | 5.5 | V | All commands available |
| High voltage on MCLR for high voltage programming entry | VIHH | VDD + 3.5 | | 13.5 | V | |
| Voltage on MCLR for low voltage ICSP programming entry | VIH | 2.2 | | 5.5 | V | |
| MCLR rise time (Vss to VhH) for test mode entry | tVHHR | | | 1.0 | μs | |
| (RB6, RB7) input high level | VIH1 | 0.8Vpd | | | V | Schmitt Trigger input |
| (RB6, RB7) input low level | VIL1 | 0.2Vdd | | | V | Schmitt Trigger input |
| RB<7:6> setup time before MCLR↑ | tset0 | 100 | | | ns | |
| RB<7:6> hold time after MCLR↑ | thld0 | 5 | | | μs | |
| RB3 setup time before MCLR↑ | tset2 | 100 | | | ns | |
| Serial Program/Verify | | | | | | |
| Data in setup time before clock↓ | tset1 | 100 | | | ns | |
| Data in hold time after clock↓ | thld1 | 100 | | | ns | |
| Data input not driven to next clock input (delay required between command/data or command/command) | tdly1 | 1.0 | | | μs | |
| Delay between clock↓ to clock↑ of next command or data | tdly2 | 1.0 | | | μs | |
| Clock↑ to data out valid (during read data) | tdly3 | 80 | | | ns | |
| Erase cycle time | tera | _ | 2 | 4 | ms | |
| Programming cycle time | tprog | _ | 2 | 4 | ms | |

FIGURE 6-1: LOAD DATA COMMAND MCLR = VIHH (PROGRAM/VERIFY)




FIGURE 6-2: READ DATA COMMAND MCLR = VIHH (PROGRAM/VERIFY)




FIGURE 6-3: INCREMENT ADDRESS COMMAND MCLR = VIHH (PROGRAM/VERIFY)




FIGURE 6-4: LOAD DATA COMMAND MCLR = VDD (PROGRAM/VERIFY)




FIGURE 6-5: READ DATA COMMAND MCLR = VDD (PROGRAM/VERIFY)





FIGURE 6-6: INCREMENT ADDRESS COMMAND MCLR = VDD (PROGRAM/VERIFY)



| P | IC1 | 6 | F8 | 7 | X |
|---|-----|---|----|---|---|
| | | • | _ | | |

NOTES:



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office

Microchip Technology Inc. 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-786-7200 Fax: 480-786-7277 Technical Support: 480-786-7627 Web Address: http://www.microchip.com

Atlanta

Microchip Technology Inc. 500 Sugar Mill Road, Suite 200B Atlanta, GA 30350 Tel: 770-640-0034 Fax: 770-640-0307

Boston

Microchip Technology Inc. 2 LAN Drive, Suite 120 Westford, MA 01886 Tel: 508-480-9990 Fax: 508-480-8575

Chicago

Microchip Technology Inc. 333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Microchip Technology Inc. 4570 Westgrove Drive, Suite 160 Addison, TX 75001 Tel: 972-818-7423 Fax: 972-818-2924

Dayton

Microchip Technology Inc. Two Prestige Place, Suite 150 Miamisburg, OH 45342 Tel: 937-291-1654 Fax: 937-291-9175

Detroit

Microchip Technology Inc. Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260

Los Angeles

Microchip Technology Inc. 18201 Von Karman, Suite 1090 Irvine, CA 92612 Tel: 949-263-1888 Fax: 949-263-1338

New York

Microchip Technology Inc. 150 Motor Parkway, Suite 202 Hauppauge, NY 11788 Tel: 631-273-5305 Fax: 631-273-5335

San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

AMERICAS (continued)

Toronto

Microchip Technology Inc. 5925 Airport Road, Suite 200 Mississauga, Ontario L4V 1W1, Canada Tel: 905-405-6279 Fax: 905-405-6253

ASIA/PACIFIC

China - Beijing

Microchip Technology, Beijing Unit 915, 6 Chaoyangmen Bei Dajie Dong Erhuan Road, Dongcheng District New China Hong Kong Manhattan Building Beijing, 100027, P.R.C.

Tel: 86-10-85282100 Fax: 86-10-85282104

China - Shanghai

Microchip Technology Unit B701, Far East International Plaza, No. 317, Xianxia Road Shanghai, 200051, P.R.C.

Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

Hong Kong

Microchip Asia Pacific Unit 2101, Tower 2 Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2-401-1200 Fax: 852-2-401-3431

India

Microchip Technology Inc. India Liaison Office Divyasree Chambers I Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 027, India Tel: 91-80-207-2165 Fax: 91-80-207-2171

Japan

Microchip Technology Intl. Inc. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku

Tel: 82-2-554-7200 Fax: 82-2-558-5934

ASIA/PACIFIC (continued)

Singapore

Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore, 188980 Tel: 65-334-8870 Fax: 65-334-8850

Microchip Technology Taiwan 11F-3, No. 207 Tung Hua North Road Taipei, 105, Taiwan Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

Denmark

Microchip Technology Denmark ApS Regus Business Centre Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45 4420 9895 Fax: 45 4420 9910

France

Arizona Microchip Technology SARL Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - Ier Etage 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany

Arizona Microchip Technology GmbH Gustav-Heinemann-Ring 125 D-81739 München, Germany Tel: 49-89-627-144 0 Fax: 49-89-627-144-44

Italy

Arizona Microchip Technology SRL Centro Direzionale Colleoni Palazzo Taurus 1 V. Le Colleoni 1 20041 Agrate Brianza Milan, Italy

Tel: 39-039-65791-1 Fax: 39-039-6899883

United Kingdom

Arizona Microchip Technology Ltd. 505 Eskdale Road Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44 118 921 5858 Fax: 44-118 921-5835



Microchip received QS-9000 quality system certification for its worldwide headquarters design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELOQ® code hopping devices, Serial EEPROMs and microperipheral products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.

All rights reserved. © 2000 Microchip Technology Incorporated. Printed in the USA. 8/00 🙀 Printed on recycled paper.



Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, except as maybe explicitly expressed herein, under any intellectual property rights. The Microchip logo and name are registered trademarks of Microchip Technology Inc. in the U.S.A. and other countries. All rights reserved. All other trademarks mentioned herein are the property of their respective companies.